Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation
Abstract: A novel design of a hybrid Full Adder (FA) using Pass Transistors (PTs), Transmission Gates (TGs) and Conventional Complementary Metal Oxide Semiconductor (CCMOS) logic is presented. Performance analysis of the circuit has been conducted using Cadence toolset. For comparative analysis, the performance parameters have been compared with twenty existing FA circuits. The proposed FA …
Design of a Scalable Low-Power 1-Bit Hybrid Full Adder for Fast Computation Read More »